Performing a Pre-Routing or Functional Simulation with VSS Software
After you have synthesized and optimized a VHDL or Verilog HDL design with the Design Compiler or FPGA Compiler software, you can perform a pre-routing or functional simulation with the Synopsys VHDL System Simulator (VSS) software.
To perform a pre-routing/functional simulation, follow these steps:
- Be sure to set up the working environment correctly, as described in the following topics:
- Create a VHDL or Verilog HDL design file that follows the guidelines described in one of the following topics:
- Synthesize and optimize your design with the Design Compiler or FPGA Compiler, as described in Synthesizing & Optimizing VHDL & Verilog HDL Files with Design Compiler or FPGA Compiler Software.
- Save your design as a VHDL Design File (.vhd).
 |
VSS requires each architecture/entity pair in a VHDL Design File to have a configuration. The Configuration Declaration is necessary for simulation, but not for synthesis. |
- Use VSS and one of the Altera pre-routing functional simulation libraries to simulate the design.
- When you are ready to compile your project with MAX+PLUS II software, save the design as an EDIF netlist file (.edf), then process it as described in Compiling Projects with MAX+PLUS II Software.
 |
Refer to the following sources for related information: |
| |
|
|
| Home
| List by Vendor
| List by Tool
| List by Function
| VSS Topics |
Documentation Conventions
Copyright © 2000 Altera Corporation, 101 Innovation Drive,
San Jose, California 95134, USA. All rights reserved.
By accessing any information on this CD-ROM, you agree
to be bound by the terms of Altera's Legal Notice.
|