Performing a Timing Simulation with VSS Software
Once the MAX+PLUS® II software has compiled a project and generated a VHDL Output File (.vho) and an optional Standard Delay Format (SDF) Output File (.sdo), you can perform timing simulation with the Synopsys VHDL Simulator Software (VSS).
To simulate a VHDL Output File with VSS, follow these steps:
Be sure to set up the working environment correctly, as described in the following topics:
Generate a VHDL Output File (.vho) and an optional SDF Output File (.sdo), as described in Compiling Projects with MAX+PLUS II Software.
- (Optional) Analyze the VITAL 95-compliant alt_vtl library , then back-annotate timing information through the SDF Output File:
- Use the analyze_vss script to analyze the alt_vtl Post-Routing Timing Simulation library, as described in Setting Up VSS Configuration Files.
- Enter the following command to back-annotate timing information through the SDF Output File:
vhdlsim -sdf_top /<design name>/<design name> -sdf <design name>.sdo
- Simulate the VHDL Output File with the VSS software.
 |
Go to the VSS User's Guide for more details on post-routing simulation. |
|
|
| Home
| List by Vendor
| List by Tool
| List by Function
| VSS Topics |
Documentation Conventions
Copyright © 2000 Altera Corporation, 101 Innovation Drive,
San Jose, California 95134, USA. All rights reserved.
By accessing any information on this CD-ROM, you agree
to be bound by the terms of Altera's Legal Notice.
|