![]() |
|
|
|
|
Instantiating the clklock Megafunction in VHDL & Verilog HDL Designs
Altera provides the gencklk utility to allow you to instantiate
For the <ClockBoost> variable, you should specify a ClockBoost For example, to create the VHDL file clklock_2_50.vhd and the corresponding Component Declaration file clklock_2_50.cmp, type the following command at the UNIX prompt:
Installing the Alteraprovided MAX+PLUS II/Mentor Graphics interface on your computer automatically creates the sample VHDL design file
/usr/maxplus2/examples/mentor/example6/count8.vhd, which includes |
|
| Last Updated: August 28, 2000 for MAX+PLUS II version 10.0 | |
|
| |
|
Copyright © 2000 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA. All rights reserved. By accessing any information on this CD-ROM, you agree to be bound by the terms of Altera's Legal Notice. | |