MAX+PLUS II Project File Structure
In MAX+PLUS® II, a project name
is the name of a top-level design file, without the filename extension.
This design file can be an EDIF, Verilog HDL, or VHDL netlist
file; an AHDL TDF; or any other MAX+PLUS II-supported
design file. The EDIF netlist file must be created by Synopsys
and imported into MAX+PLUS II as an EDIF Input File.
MAX+PLUS II stores the connectivity
data on the links between design files in a hierarchical project
in a Hierarchy Interconnect File (.hif),
but refers to the entire project only by its project name. The
MAX+PLUS II Compiler uses the HIF to build a single, fully
flattened project database that integrates all the design files
in a project hierarchy.
|
|
| Home
| List by Vendor
| List by Tool
| List by Function|
Documentation Conventions
Copyright © 2000 Altera Corporation, 101 Innovation Drive,
San Jose, California 95134, USA. All rights reserved.
By accessing any information on this CD-ROM, you agree
to be bound by the terms of Altera's Legal Notice.
|