![]() |
|
|
|
|
Performing a Timing Simulation with Verilog-XL SoftwareOnce the To simulate Verilog output files with the Verilog-XL timing simulator, follow these steps:
|
|
| Last Updated: August 28, 2000 for MAX+PLUS II version 10.0 | |
|
| |
|
Copyright © 2000 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA. All rights reserved. By accessing any information on this CD-ROM, you agree to be bound by the terms of Altera's Legal Notice. | |